.
{*] o% x G >F >F >F {Gz?? Top Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values x@ 0 ! cleanair AG630 + җ;, GND2 + .h ;, GND + w 1 RFOUT+ 1 RFIN % , , { "0Z ܒ { "0ܒ { "0Z{ " , 8c { " 8c 8c { " 8c , { " , 8c { " 8c 8c { " 8c , { " ZȜ{ " Ȝ Ȝ{ " Ȝ Z{ 1ʙ AG-603
B 0603 1zVT >NAME 1z< >VALUE+ {1 | 1 + 1 | 2 &3 zB &3
| zB "03# # "03? ? "0'>cX RX "0'RX R6 "0'R6 >c6 "0'>c6 >cX &#! =A supply1 rcl
f y C0603 1F >NAME 1F >VALUE" 'vf& 9 f& " '9 f& 9 " '9 v " 'vvf& + | 1 + 4! | 2 & 3B & 3 o " 3
" 3
& #1H
^ @E0R0805 + dL 1 + 4! dL 2 1<' >NAME 1< >VALUE& 3 D) g & 3Tg " 3 " 32 2 " 'f& M f& " 'M f& M " 'M " 'f& & #1w "ԭ 4 ԭ "4 ԭ 4 w "4 w w " w ԭ . PS /U$1 AG603 . p /C1 68pF . @W /C2 68pF .
/C3 .018uF . 4_ lG /U$2 27nH . /RBIAS 12 . <] /C4 68pF p GND > > > > ! X PH" XQ XQ " XQ " " XQ " XQ XQ ! p /" T T " T i " i i " i T " T
T "
T T " PS PS $ } N$1 > > " @ , " @ yF N$2 > > > " А А p " ` А " А 6
} N$3 > > > > " А
`
" А А
" А <] ` <] " А
А <] " А ` " А <] А RF_OUT > RFIN > VCC > 2 CAPACITOR
chip RESISTOR
chip default EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name. (1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : IO"% default !Ce ͫ% !Ce ͫ,h< % !Ce ͫm% !Ce ͫ.}% !Ce ͫ% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ